Search

Search Constraints

Start Over You searched for: Committee Member Vijaykrishnan Narayanan Remove constraint Committee Member: Vijaykrishnan Narayanan

Search Results

1. Towards Minimizing the Adverse Effects of Temperature on High Performance Digital Systems

open_access
Open Access

2. Design and Analysis of Heterogeneous Networks for Chip-Multiprocessors

open_access
Open Access

3. A GPU based implementation of Center Surround Distribution Distance Algorithm for Feature Recognition

open_access
Open Access

4. Exploring Power Reliability Tradeoffs in On-Chip Networks

open_access
Open Access

6. Redundancy and Parallelism Tradeoffs for Reliable, High-Performance Architectures

open_access
Open Access

7. Implications of Future Technologies on the Design of FPGAs

open_access
Open Access

8. RELIABILITY ANALYSIS AND OPTIMIZATION FOR NANOSCALE SYSTEM-ON-CHIP DESIGN

open_access
Open Access

9. Issues in low-power and reliable wireless commuication system design

open_access
Open Access

10. Network-on-Chip Architectures: A Holistic Design Exploration

open_access
Open Access

11. SOFT ERROR RATE SIMULATION AND INITIAL DESIGN CONSIDERATIONS OF NEUTRON INTERCEPTING SILICON CHIP (NISC)

open_access
Open Access

12. FAULT TOLERANT SIGNAL PROCESSING FOR VLSI CIRCUITS

open_access
Open Access

13. Clock Network and Phase-Locked Loop Power Estimation and Experimentation

open_access
Open Access

15. Design of High-Performance, Energy-Efficient, and Reliable Network-on-Chip (NoC) Architectures

open_access
Open Access

16. Sensor Network Interoperability and Reconfiguration through Mobile Agents

open_access
Open Access

17. DEEP SUBMICRON (DSM) DESIGN AUTOMATION TECHNIQUES TO MITIGATE PROCESS VARIATIONS

open_access
Open Access

20. EXPLORING THE MEMORY HIERARCHY DESIGN WITH EMERGING MEMORY TECHNOLOGIES

open_access
Open Access

21. Energy-aware hardware and software optimizations for embedded systems

open_access
Open Access

22. System Level Power and Reliability Modeling

open_access
Open Access

23. HIGH-PERFORMANCE SIGNAL PROCESSING ON RECONFIGURABLE PLATFORMS

open_access
Open Access

24. ANALYSIS OF TWO-DIMENSIONAL MEDIAN FILTER HARDWARE IMPLEMENTATIONS FOR REAL-TIME VIDEO DENOISING

open_access
Open Access

25. A Comprehensive Approach to Design Network-on-Chip Architectures for SoC/Multicore Systems

open_access
Open Access

26. A TIQ Based CMOS Flash A/D Converter for System-on-Chip Applications

open_access
Open Access

27. ORCHESTRATING THE COMPILER AND MICROARCHITECTURE FOR REDUCING CACHE ENERGY

open_access
Open Access

30. A Configurable Platform for Sensor and Image Processing

open_access
Open Access

31. Quality of Service Provisioning in Clusters

open_access
Open Access

32. DESIGNING ENERGY-EFFICIENT AND RELIABLE CACHES AND INTERCONNECTS

open_access
Open Access

33. Secure Communications in Sensor Networks

open_access
Open Access

34. DEVELOPMENT OF AN ION TIME-OF-FLIGHT SPECTROMETER FOR NEUTRON DEPTH PROFILING

open_access
Open Access

35. CONFIGURABLE ACCELERATORS FOR VIDEO ANALYTICS

open_access
Open Access

36. Addressing Reliability Issues in Performance-Critical Processor Structures

open_access
Open Access

37. Accessing Spatial Information in Resource-constrained and Resource-rich Environments

open_access
Open Access

38. A Reliable Design Flow for Platform FPGAs.

open_access
Open Access

39. Application-Aware On-Chip Networks

open_access
Open Access

40. Analysis of Failures in Nanoscale Devices

open_access
Open Access

42. SOFT ERRORS IN LOGIC CIRCUITS: ANALYSIS AND MODELING

open_access
Open Access

43. Influence of Emerging Technologies on Interconnect Architectures

open_access
Open Access

47. Power Management of Enterprise Storage Systems

open_access
Open Access

48. CLOSING THE GAP BETWEEN FPGAs AND ASICs: THE APPLICATIONS OF CLOCK SKEW SCHEDULING ON FPGAs

open_access
Open Access

50. EMBEDDED HARDWARE FACE DETECTION FOR DIGITAL SURVEILLANCE SYSTEMS

open_access
Open Access