Search

Search Constraints

Start Over You searched for: Graduate Program Computer Science and Engineering Remove constraint Graduate Program: Computer Science and Engineering Committee Member Mary Jane Irwin Remove constraint Committee Member: Mary Jane Irwin

Search Results

1. Towards Minimizing the Adverse Effects of Temperature on High Performance Digital Systems

open_access
Open Access

2. Exploring Power Reliability Tradeoffs in On-Chip Networks

open_access
Open Access

3. Redundancy and Parallelism Tradeoffs for Reliable, High-Performance Architectures

open_access
Open Access

4. Implications of Future Technologies on the Design of FPGAs

open_access
Open Access

6. RELIABILITY ANALYSIS AND OPTIMIZATION FOR NANOSCALE SYSTEM-ON-CHIP DESIGN

open_access
Open Access

7. Minimizing End-To-End Interference in I/O Stacks Spanning Shared Multi-Level Buffer Caches

open_access
Open Access

8. EXPLOITING MULTI-THREADED APPLICATION CHARACTERISTICS TO OPTIMIZE PERFORMANCE AND POWER OF CHIP-MULTIPROCESSORS

open_access
Open Access

10. DEEP SUBMICRON (DSM) DESIGN AUTOMATION TECHNIQUES TO MITIGATE PROCESS VARIATIONS

open_access
Open Access

12. An Operator-Centric Mission Planning Environment to Reduce Mission Complexity for heterogeneous Unmanned Vehicles

open_access
Open Access

15. Dependable Sensor Networks

open_access
Open Access

16. Energy-aware hardware and software optimizations for embedded systems

open_access
Open Access

17. Sparse Scientific Applications: Improving Performance and Energy Characteristics on Advanced Architectures

open_access
Open Access

18. System Level Power and Reliability Modeling

open_access
Open Access

19. The Control, Communication, and Computation Language (C3L): Completing the Design Cycle in Complex Distributed System Development

open_access
Open Access

20. PROGRAM ALLOCATION AND IMPLEMENTATION OF CACHE IN A DATAFLOW ENVIRONMENT

open_access
Open Access

21. A TIQ Based CMOS Flash A/D Converter for System-on-Chip Applications

open_access
Open Access

22. ORCHESTRATING THE COMPILER AND MICROARCHITECTURE FOR REDUCING CACHE ENERGY

open_access
Open Access

23. A Configurable Platform for Sensor and Image Processing

open_access
Open Access

24. CO-ADAPTING SCIENTIFIC APPLICATIONS AND ARCHITECTURES TOWARD ENERGY-EFFICIENT HIGH PERFORMANCE COMPUTING

open_access
Open Access

25. Quality of Service Provisioning in Clusters

open_access
Open Access

26. DESIGNING ENERGY-EFFICIENT AND RELIABLE CACHES AND INTERCONNECTS

open_access
Open Access

28. Secure Communications in Sensor Networks

open_access
Open Access

29. CONFIGURABLE ACCELERATORS FOR VIDEO ANALYTICS

open_access
Open Access

30. Addressing Reliability Issues in Performance-Critical Processor Structures

open_access
Open Access

31. COMPILER DIRECTED MEMORY HIERARCHY DESIGN AND MANAGEMENT IN CHIP MULTIPROCESSORS

open_access
Open Access

32. A Reliable Design Flow for Platform FPGAs.

open_access
Open Access

33. Influence of Emerging Technologies on Interconnect Architectures

open_access
Open Access

34. Dynamic Shared Resource Management for Providing Predictable Performance in Multicore Processors

open_access
Open Access

35. Software Based Techniques for Robust Computing on Chip Multiprocessors

open_access
Open Access

38. Reducing Interference in Memory Hierarchy Resources Using Application Aware Management

open_access
Open Access

39. Communication and Scheduling in Clusters : A User-Level Perspective

open_access
Open Access

40. Power Management of Enterprise Storage Systems

open_access
Open Access

41. CLOSING THE GAP BETWEEN FPGAs AND ASICs: THE APPLICATIONS OF CLOCK SKEW SCHEDULING ON FPGAs

open_access
Open Access

42. EMBEDDED HARDWARE FACE DETECTION FOR DIGITAL SURVEILLANCE SYSTEMS

open_access
Open Access

44. DEVICE AND ARCHITECTURE CO-DESIGN FOR ULTRA-LOW POWER LOGIC USING EMERGING TUNNELING-BASED DEVICES

open_access
Open Access

46. ARCHITECTURAL LEVEL POWER ESTIMATION AND EXPERIMENTATION

open_access
Open Access

48. Design Exploration for Three-dimensional Integrated Circuits (3DICs)

open_access
Open Access

49. Modeling and Leveraging Emerging Non-Volatile Memories for Future Computer Designs

open_access
Open Access

50. Dynamic Resource Management for Energy-efficiency and Quality-of-Service in Chip Multiprocessors

open_access
Open Access

51. CACHE-AWARE APPLICATION PARALLELIZATION AND OPTIMIZATION FOR MULTICORES

open_access
Open Access

52. SCHEDULING AND RESOURCE MANAGEMENT FOR NEXT GENERATION CLUSTERS

open_access
Open Access

54. Shared Storage Resource Management to Provide predictable Performance

open_access
Open Access

55. Accelerating Cortical Processing for Real Time Neuromorphic Vision Systems

open_access
Open Access

56. Algorithmic Approaches for Enhancing Speedup, Energy and Resiliency Measures of Sparse Scientific Computations

open_access
Open Access

57. Sub-50 nm Multi-Segment Interconnect Design: A treatise on Speed, Reliability and Signal Integrity

open_access
Open Access

58. Compiler-based Memory Optimizations for High Performance Computing Systems

open_access
Open Access

59. Compiler Optimizations for SIMD/GPU/Multicore Architectures

open_access
Open Access

60. Modeling and Architecting Emerging Non-volatile Resistive Random Access Memory for Future Computer System

open_access
Open Access

61. system-on-chip integration of heterogeneous accelerators for perceptual computing

open_access
Open Access

62. Parallel I/o Profiling and Optimization in Hpc Systems

open_access
Open Access

63. A Study of DRAM Optimization to Break the Memory Wall

open_access
Open Access

64. Rethinking the memory hierarchy design with nonvolatile memory technologies

open_access
Open Access

66. Configurable Accelerators for Visual and Text Analytics

open_access
Open Access

67. Architecture-level Designs using Emerging Non-volatile Memories

open_access
Open Access

68. Modeling, Circuit Design, and Microarchitectural Optimization of Emerging Resistive Memory

open_access
Open Access

69. design methodologies of three-dimensional integrated circuits (3D ICs)

open_access
Open Access

70. Enabling Intelligent Vision Systems in a Configurable Multi-algorithm Pipeline

open_access
Open Access

72. Architecting Byte-addressable Non-volatile Memories for Main Memory

open_access
Open Access

73. Three Dimensional Integrated Circuit Design and Test

open_access
Open Access

74. EXPLOITING AND ACCOMMODATING ASYMMETRIES IN MEMORY TO ENABLE EFFICIENT MULTI-CORE SYSTEMS

open_access
Open Access

75. DIGITAL/MIXED-SIGNAL CIRCUIT DESIGNS WITH STEEP SLOPE III-V TUNNEL TRANSISTORS

open_access
Open Access

76. Enabling New Computation Paradigms with Emerging Technologies

open_access
Open Access

77. HARDWARE SOFTWARE CO-DESIGN FOR OPTIMIZING MEMORY HIERARCHY IN MANY-CORE AND MULTI-SOCKET SYSTEMS

open_access
Open Access